

Real-time Graphics

9. GPGPU

Martin Samuelčík

GPGPU

- GPU (Graphics Processing Unit)
 - Flexible and powerful processor
 - Programmability, precision, power
 - Parallel processing
- CPU
 - Increasing number of cores
 - Parallel processing
- GPGPU – general-purpose computation using power of GPU, parallel processor




RTG motivation

- Some rendering algorithms require special features
 - Various deformations
 - Correct order of dynamic geometry
 - Sorting - dynamic alpha-blended particles
 - Physics simulations
 - Collision detection
 - Cloth
- Can be done via shaders, but requires hacking



Serial vs Parallel processing

```
void process_in_serial()  
{  
    for (int i=0;i<N;i++)  
        calculate(i);  
}
```



```
void process_in_parallel()  
{  
    start_threads(N, thread);  
}  
void thread()  
{  
    calculate(thread_ID);  
}
```




SIMD

- Single Instruction Multiple Data
- Performing the same operation on multiple data points simultaneously
- Usage - data processing & compression, cryptography, image & video processing, 3D graphics
- CPU - special instructions + registers
- Intel - since 1997, MMX, SSE
- AMD – since 1998, 3DNow!
- IBM – PowerPC, Cell Processor (PS3)




SIMD

www.wikipedia.org



Operation Count:
4 loads, 4 multiplies, and 4 saves



Operation Count:
1 load, 1 multiply, and 1 save



GPU history

- Primarily for transformation, rasterization and texturing
- Data types – SIMD processing
 - **vertex** – 4 x 32bit FP
 - **fragment (pixel)** – 4 x 8bit FP/integer
 - **texel** – 4 x 8bit integer
- Increasing number of processing units (cores, pipelines)
 - Separate pipelines for vertices and fragments
 - Unified shaders (2006), 60+ cores
- Increasing programmability of pipelines (shader units)
 - Conditional instructions, loops
 - General-purpose programming via new technologies
- Support for 32bit FP texels and fragments




GPU architecture

- GPU – multicore processor
- Basic computation unit – Core, Stream Core, Stream (Thread) Processor
- Array of cores - Streaming Multiprocessor, SIMD Engine, Compute Unit
 - Several levels of hierarchy
 - Shared memory for cores in this array
 - Special Function Units
 - Private registers, caches
 - Scheduler



GPU architecture



GPU architecture



GPU architecture




GPU devices

- Radeon R9 290X 4GB
 - Compute units: 44
 - Stream Processors: 2816
- Nvidia GeForce GTX Titan 6GB
 - Stream Processors: 2688




GPU computation model

- Thread, Work item
 - One running computation
 - Executed on cores
 - Local memory for one thread
 - Kernel – program running on device
- Work-group, Thread block
 - Group of several threads
 - Shared local per-block memory
 - Organized in 1,2,3 dimensional grids
 - Controlled by streaming multiprocessor
- Grid of blocks, work-groups per device
 - Organized in 1,2,3, N dimensional arrays



GPU memory model

- Global memory
 - Accessible by all threads
 - Slow, used with restrictions, bank conflicts
 - Per device - 512-... MB
- Constant memory
 - Read-only section of global memory
 - Per device = 64 KB - , cache per SM = 8 KB
- Local, Shared memory
 - Sharing data between work items
 - Per SM = 16 KB -
 - Fast, used with restriction, synchronization needed
- Registers, Private memory
 - per SM = 16384 -
 - Allocated for each thread separately, Fast




GPU programming

- **Graphics API**
- **OpenGL** (universal)
 - GLSL
 - Cg
 - ASM
 - Compute shaders
- **DirectX** (win32)
 - HLSL
 - Cg
 - ASM
 - DirectCompute
- **Computing languages**
- **Nvidia CUDA** (universal)
 - CUDA
 - PTX ISA
- **ATI Stream** (universal)
 - Brook+
 - AMD IL
 - ISA
- **OpenCL** (universal)
 - all devices



CPU/GPU programming




CUDA

- Compute Unified Device Architecture
- www.nvidia.com/object/cuda_home_new.html
- Restricted to NVIDIA hardware
- Exploiting GPU capabilities more than graphics API
 - unlimited scatter write
 - direct access to memory
 - utilize shared memory
- Kernel code based on C,C++
- API for loading kernel, work with arrays, managing devices
- <http://code.msdn.microsoft.com/windowsdesktop/NVIDIA-GPU-Architecture-45c11e6d>



CUDA



CUDA C/C++ extension

- Device vs Host code
 - Function qualifiers: `__device__`, `__host__`, `__global__`
 - Variable qualifiers: `__device__`, `__constant__`, `__shared__`
- Built-in variables
 - `threadIdx` – coordinates of thread within a block
 - `blockDim` – number of threads in a block
 - `blockIdx` – coordinates of thread's block within grid of blocks
 - `gridDim` – number of blocks in grid



Example - Host part

- Computing gradients in 2D one component image

```
float* d_idata; // device (GPU) input data
cudaMalloc( (void**) &d_idata, mem_size);
float* d_odata; // device (GPU) output data
cudaMalloc( (void**) &d_odata, mem_size);
float* h_idata;
int width, height;
loadImg("input.tga", &width, &height, h_idata); // fill source host data by CPU
cudaMemcpy(d_idata, h_idata, width * height * 4, cudaMemcpyHostToDevice);
dim3 threads( 8, 8, 1); // threads per block
dim3 grid( 1 + width / 8, 1 + height / 8, 1); // blocks in grid
compute_gradient<<< grid, threads >>>(d_idata, d_odata, width, height);
cudaThreadSynchronize(); // wait for result
float* h_odata = new float[2 * width * height];
cudaMemcpy(h_odata, d_odata, 2 * width * height * 4, cudaMemcpyDeviceToHost);
saveImg("output.tga", h_odata);
```



Example - Device part

```
__global__ void compute_gradient(float* g_idata, float2* g_odata, const int width, const int height)
{
    const unsigned int i = blockIdx.x * blockDim.x + threadIdx.x;
    const unsigned int j = blockIdx.y * blockDim.y + threadIdx.y;
    if (i >= width || j >= height)
        return;
    float value = g_idata[i + j * width];
    float prev_x = value;
    if (i > 0)
        prev_x = g_idata[i - 1 + j * width];
    float next_x = value;
    if (i < width-1)
        next_x = g_idata[i + 1 + j * width];
    float prev_y = value;
    if (j > 0)
        prev_y = g_idata[i + (j - 1) * width];
    float next_y = value;
    if (j < height -1)
        next_y = g_idata[i + (j + 1) * width];
    float z_dx = next_x - prev_x;
    float z_dy = next_y - prev_y;
    g_odata [i + j * width] = float2(z_dx, z_dy);
}
```



Example – Shared memory

```
__kernel void compute_gradient(__global const float* g_idata, __global float2*
    g_odata, const int width, const int height)
{
    __shared__ float s_data[10][10];
    const unsigned int i = blockIdx.x * blockDim.x + threadIdx.x;
    const unsigned int j = blockIdx.y * blockDim.y + threadIdx.y;
    if (i >= width || j >= height)
        return;

    float value = g_idata[i + j * width];
    s_data[threadIdx.x+1][threadIdx.y+1] = value;
    __syncthreads();

    float prev_x = s_idata[threadIdx.x+1 - 1][threadIdx.y+1];
    float next_x = s_idata[threadIdx.x+1 + 1][threadIdx.y+1];
    float prev_y = s_idata[threadIdx.x+1][threadIdx.y+1 - 1];
    float next_y = s_idata[threadIdx.x+1][threadIdx.y+1 + 1];
    float z_dx = next_x - prev_x;
    float z_dy = next_y - prev_y;
    g_odata[i + j * width] = float2(z_dx, z_dy);
}
```



OpenCL

- Open standardized library for parallel computation
- <https://www.khronos.org/ocl/>
- For use, drivers and SDKs must be installed
- <http://developer.amd.com/tools-and-sdks/ocl-zone/ocl-tools-sdks/>
- <https://developer.nvidia.com/ocl>
- Language based on C,C++
- Many similarities with CUDA



OpenCL

- Host part - openccl.codeplex.com/wikipage?title=OpenCL
[Tutorials - 1](#)
- Getting platforms = host+collection of devices
- Getting devices for given platform
- Create context for devices, defines entire OpenCL environment
- Fill command queue with kernels that will be executed on device
- Create memory buffers and fill it with data
- Prepare, compile and build programs
- Create kernel from program, set its arguments and launch it
- Wait for completion and read data



OpenCL kernel

```
__kernel void compute_gradient(__global const float* g_idata, __global float2* g_odata, const int width,
    const int height)
{
    __local float s_data[10][10];
    const unsigned int i = get_global_id(0); //get_group_id(0) * get_local_size(0) + get_local_id(0);
    const unsigned int j = get_global_id(1); // get_group_id(1) * get_local_size(1) + get_local_id(1);
    if (i >= width || j >= height)
        return;

    float value = g_idata[i + j * width];
    s_data[get_local_id(0)+1][get_local_id(1)+1] = value;
    barrier(CLK_LOCAL_MEM_FENCE);

    float prev_x = s_idata[get_local_id(0)+1 - 1][get_local_id(1)+1];
    float next_x = s_idata[get_local_id(0)+1 + 1][get_local_id(1)+1];
    float prev_y = s_idata[get_local_id(0)+1][get_local_id(1)+1 - 1];
    float next_y = s_idata[get_local_id(0)+1][get_local_id(1)+1 + 1];
    float z_dx = next_x - prev_x;
    float z_dy = next_y - prev_y;
    g_odata[i + j * width] = float2(z_dx, z_dy);
}
```



OpenCL & OpenGL

- Possibility to share resources, buffers and textures between OpenCL and OpenGL contexts
- Ping-pong between contexts – problem!
- Based on optimization in drivers
- Or use compute shaders if possible



Compute shaders


- General purpose computation inside OpenGL context
- Direct access to OpenGL resources
- Not part of rendering pipeline – one function to execute shader
- Access to work-items and groups indices
- Access to shared, local memory and synchronization
- Using well-known API for loading shaders, managing buffers and textures
- Using GLSL



Compute shader example

- <http://wili.cc/blog/opengl-cs.html>

```
#version 430
uniform float roll;
uniform image2D destTex;
layout (local_size_x = 16, local_size_y = 16) in;
void main()
{
    ivec2 storePos = ivec2(gl_GlobalInvocationID.xy);
    float localCoef = length(vec2(ivec2(gl_LocalInvocationID.xy)-8))/8.0);
    float globalCoef = sin(float(gl_WorkGroupID.x+gl_WorkGroupID.y)*0.1 + roll)*0.5;
    imageStore(destTex, storePos, vec4(1.0-globalCoef*localCoef, 0.0, 0.0, 0.0));
}
```



Questions?

